

ABCD-D

Modelling the Analog Dynamics of Digital Components using Finite State Machines

Aadithya V. Karthik

Jaijeet Roychowdhury

The University of California, Berkeley


Mar 2013, TAU, Lake Tahoe

Overview of this talk

- The problem: modelling analog dynamics of digital components
 - Motivation: relevance for 32nm and below CMOS
 - Modelling goals: accuracy, simulation efficiency, formal verifiability
- ABCD-D in the context of existing techniques
 - SPICE, table-based library characterisation, ECSM/CCS, etc.
- DAE2FSM, ABCD, ABCD-L and ABCD-D
 - basket of tools to capture analog dynamics using Boolean models
- ABCD-D: the core technique, illustrated with an example
- ABCD-D: preliminary results, composability
- Summary, conclusions, and future work

Digital Components, Analog Dynamics

- Problem known for a while
- Today's analog effects different
 - e.g., GIDL/GISL
 - short-channel effects
 - tunnelling
- New reasons for departure from purely digital behaviour
 - new models (e.g., BSIM4)
- Drivers for increased accuracy
 - aggressive performance targets (multi Gb/s throughput)
 - increasingly non-ideal devices at 22nm and below
 - many more parasitic factors, high parameter variability
- Drivers for increased simulation, formal verification efficiency
 - much bigger systems
 - much more complicated dynamics




ABCD-D vs Existing approaches

| | Accuracy | Simulation Efficiency | Formal Verification |
|----------------------------|----------------------------|-----------------------|---------------------|
| SPICE | Green | Red | |
| Truth tables | Red | Green | |
| Table-based Cell Libraries | Yellow | | Red |
| ECSM/CCS | Yellow | | Red |
| ABCD-D | Purely Boolean Model (FSM) | | |

ABCD-D: Boolean but Accurate

Analog dynamics




Key ideas: FSM symbols are time-sampled analog values
Multi-level discretization boosts accuracy

DAE2FSM, ABCD, ABCD-L, ABCD-D

- Suite of modelling techniques for Analog → Boolean
 - Motivation: fast simulation + formal analysis/verification
- DAE2FSM: first technique that was developed (Chenjie Gu)
 - works for small systems with “simple” analog dynamics
 - not very scalable (limitations of Angluin)
 - discretization has to be coarse (both time and signal)
- ABCD: Accurate Booleanization of Continuous Dynamics
 - umbrella of techniques: more scalable than DAE2FSM
 - support for systems with much richer dynamics
 - pure digital, pure analog, mixed-signal applications
 - e.g., ABCD-L for LTI systems
 - e.g., ABCD-D for analog dynamics of digital components, etc.

ABCD-D: The Core Technique

- Recap: What is an FSM?




Example: This FSM outputs a “1” if and only if the previous two inputs are “1”

- System with finite set of states, finite I/O alphabet
 - Well-defined initial state
- Transition rules of the form
 - (current state, input) \rightarrow (next state, output)

ABCD-D: DC, TRAN states in FSM


- Consider digital component D (say 1 i/p, 1 o/p)



- signals discretized into M levels by ABCD-D
- each of the M DC inputs corresponds to a DC state in the FSM

- Eg: 4 DC inputs $\{u_0, u_1, u_2, u_3\}$ \rightarrow 4 DC states $\{dc_0, dc_1, dc_2, dc_3\}$

- if input settles to u_2 , FSM state will settle to dc_2 , and so on



● = TRAN state

- Transient inputs: step from u_0 to u_3 ?

- Cannot change from dc_0 to dc_3 instantly
- Introduce TRAN states between (dc_0, dc_3)
- and between every pair of DC states

- How many TRAN states?




- based on time taken for $dc_0 \rightarrow dc_3$

- Plus, tag DC, TRAN states with outputs

- Result: ABCD-D FSM*

(more general model than what was presented in paper)

Example: CMOS inverter



SPICE runs: rising input, falling output

SPICE runs: falling input, rising output

4-level discretization

- $q0 = 0$
- $q1 = V_{dd}/3$
- $q2 = 2V_{dd}/3$
- $q3 = V_{dd}$

Step 1: SPICE-simulate ckt. on step inputs

Step 2: Construct tables of crossover times

| Input | Threshold crossover times (in tenths of ps) | | | Input | Threshold crossover times (in tenths of ps) | | |
|-------|---------------------------------------------|--------------------|--------------------|-------|---------------------------------------------|--------------------|---------------------|
| | 5V _{dd} /6 | V _{dd} /2 | V _{dd} /6 | | V _{dd} /6 | V _{dd} /2 | 5V _{dd} /6 |
| | 21.84 | 41.08 | 67.60 | | 28.71 | 58.69 | 111.74 |

Step 3: Construct DC, TRAN states based on such tables

Crossover times: rising input, falling output


Crossover times: falling input, rising output

Q: What about multi-input gates,
sequential logic?

A: Can be done; straightforward, but unable to
discuss due to time constraints


Composability of ABCD-D models

Output of one FSM can be fed as input to another
Predict o/p of large circuits by composing FSMs together




Composability: Chain of inverters


5 inverter chain: rising step input




5 inverter chain: falling step input



25 inverter chain: rising step input






25 inverter chain: falling step input




*Finer quantization,
better accuracy!*

FSM ~1% of SPICE


Multi-input Composability: Full Adder (1/2)




2 levels: R-R-C0 input




4 levels: R-R-C0 input






8 levels: R-R-C0 input




16 levels: R-R-C0 input




Multi-input Composability: Full Adder (2/2)




2 levels: C0-R-C1 input




4 levels: C0-R-C1 input



8 levels: C0-R-C1 input



16 levels: C0-R-C1 input



Summary and conclusions

- ABCD-D: technique to model analog dynamics in digital components, using purely Boolean models (FSMs)
- Key idea: Multi-level discretization of ckt. signals
 - enables near-SPICE accuracy
- FSM construction involving DC, TRAN states
- Key property of ABCD-D models: Composability
- ABCD-D enables fast simulation, formal verification
 - even in the presence of analog effects

Future work

- Larger examples (e.g, 64-bit adder)
- Logic synthesis and formal verification (w/ ABC)
- ABCD-D + ABCD-L, for interconnect analysis

Questions?