

TAU 2013 – Program

http://www.tauworkshop.com March 27–29, 2013 Ridge Tahoe Resort (Lake Tahoe) Stateline, Nevada, USA

Wednesday, March 27, 2013

11:00 a.m. – 12:00 p.m. TAU/ISPD Joint Session on Contests (Chair: Charles Liu, TSMC)

The ISPD 2013 Discrete Gate Sizing Contest and Benchmark Suite
Muhammet Mustafa Ozdal, Chirayu Amin, Andrey Ayupov, Steven Burns, Gustavo Wilke, Cheng Zhuo (Intel)

The TAU 2013 Variability Aware Timing Analysis Contest

Debjit Sinha¹, Luis Guerra e Silva², Jia Wang³, Shesha Ragunathan¹, Dileep Netrabile¹, Ahmed Shebaita⁴

¹IBM, ²INESC-ID / IST - TU Lisbon (Portugal), ³Illinois Institute of Technology, ⁴Synopsys

12:10 p.m. – 1:30 p.m. TAU/ISPD Keynote and Lunch (Chair: Chirayu Amin, Intel)

Opportunities and Challenges for High Performance Microprocessor Designs and Design Automation Dr. Ruchir Puri (Fellow, IBM)

1:30 p.m. – 1:45 p.m. Break

1:45 p.m. – 2:00 p.m. TAU 2013 Opening remarks by Jinjun Xiong (IBM), TAU General Chair

2:00 p.m. – 3:30 p.m. TAU/ISPD Invited Session: What will it take to tame the hierarchical design trolls? (Chair: Tom Spyrou, Altera)

To do or not to do Hierarchical Timing? Florentin Dartu and Qiuyang Wu (Synopsys)

Variability Aware Hierarchical Implementation of Big Chips Vidyamani Parkhe (Mentor Graphics)

Challenges in Managing Timing and Wiring Contracts during Hierarchical Floorplanning and Design Closure

3:30 p.m. – 4:00 p.m. Break

Shyam Ramji (IBM)

4:00 p.m. – **5:30 p.m. EDA Court: Hierarchical Construction and Timing Sign-Off of SoCs** Judge: Chandu Visweswariah (IBM)

<u>Plaintiffs:</u> Amit Shaligram (ST Microelectronics), Guntram Wolski (Cisco), Larry Brown (IBM), Oleg Levitsky (Cadence) <u>Defendants:</u> Alex Rubin (IBM), Alexander Skourikhin (Intel), Igor Keller (Cadence), Qiuyang Wu (Synopsys)

6:30 p.m. - 7:30 p.m. Hors D'oeuvres (Appetizers)

Sponsors:



TAU 2013 Program Page 1 of 3

Thursday, March 28, 2013

8:30 a.m. - 9:00 a.m. Breakfast

9:00 a.m. - 10:30 a.m. Analog and Mixed Signal CAD (Chair: Duaine Pryor, Mentor Graphics)

Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed-Signal Circuits by Reusing Early-Stage Data

Fa Wang¹, Wangyang Zhang¹, Shupeng Sun¹, Xin Li¹, Chenjie Gu²
¹Carnegie Mellon University, ²Intel

A Formal Approach to DC Operating Point Analysis for Large Mixed Signal Circuits: Challenges and **Opportunities**

Parijat Mukherjee¹, Chirayu Amin², Peng Li¹

¹Texas A&M University, ²Intel

ABCD-D: Accurately Capturing Analog Effects in Digital Components using Finite State Machine

Karthik Aadithya, Jaijeet Roychowdhury (University of California, Berkeley)

10:30 a.m. - 11:00 a.m. Break

11:00 a.m. – 12:00 p.m. Panel: Variability in Timing: Where is Statistical Timing?

Organizer and Moderator: Igor Keller (Cadence)

Panelists: Anthony Hill (Texas Instruments), Debjit Sinha (IBM), Florentin Dartu (Synopsys), Hidetoshi Onodera (Kyoto University)

12:00 p.m. – 1:30 p.m. Lunch

1:30 p.m. - 2:30 p.m. Keynote (Chair: Chirayu Amin, Intel)

Unsolved Problems in Static Timing Analysis: A Challenge

Tom Spyrou (Design Technology Architect, Altera)

2:30 p.m. – 3:30 p.m. TAU-20 Talks (Chair: Hidetoshi Onodera, Kyoto University)

Signal Integrity Analysis in 20nm and Below: Challenges and Advances Igor Keller (Cadence)

Multi-synchronous Approaches to Derive Energy and Architectural Benefits in Clocked Peripherals William Lee, Vikas Vij, Dipanjan Bhadra, Ken Stevens (University of Utah)

Construction of a Timing-Driven Variation-Aware Global Router with Concurrent Multi-Net Congestion **Optimization**

Radhamanjari Samanta¹, Soumyendu Raha¹, Adil Erzin²

¹Indian Institute of Science (Bangalore), ²Sobolev Institute of Math. (Russian Academy of Sciences, Novosibirsk, Russia)

3:30 p.m. - 4:00 p.m. Break

4:00 p.m. - 5:30 p.m. Variability and Uncertainty (Chair: Peng Li, Texas A&M University)

An Impact of Within-Die Variation on Supply Voltage Dependence of Path Delay Shinichi Nishizawa, Tohru Ishihara, Hidetoshi Onodera (Kyoto University, Japan)

Impact of Random Telegraph Noise on CMOS Logic Delay Uncertainty

Takashi Matsumoto¹, Kazutoshi Kobayashi², Hidetoshi Onodera¹

¹Kyoto University (Japan), ²Kyoto Institute of Technology (Japan)

Multiple Input Switching and Variability-aware Gate Delay Modeling for Ultra-Low Power CMOS Circuits

Prasanjeet Das, Sandeep Gupta (University of Southern California, Los Angeles)

6:30 p.m. – 8:30 p.m. Dinner and Discussion with Past TAU Chairs

Page 2 of 3 TAU 2013 Program

Friday, March 29, 2013

8:30 a.m. - 9:00 a.m. Breakfast

9:00 a.m. – 10:30 a.m. Statistical Analysis (Chair: Debjit Sinha, IBM)

Eagle-Eye: A Near-Optimal Statistical Framework for Noise Sensor Placement

Tao Wang¹, Chun Zhang¹, Yiyu Shi¹, Jinjun Xiong²

¹Missouri University of Science and Technology, ²IBM

Speeding up Computation of the max/min of a set of Gaussians for Statistical Timing Analysis and Optimization

Vimitha Kuruvilla¹, Debjit Sinha¹, Jeff Piaget¹, Chandu Visweswariah¹, Nitin Chandrachoodan² ¹IBM, ²Indian Institute of Technology (Chennai, India)

Probabilistic Standard Cell Modeling Considering Non-Gaussian Parameters and Correlations André Lange¹, Roland Jancke¹, Joachim Haase¹, Ingolf Lorenz², Ulf Schlichtmann³
¹Fraunhofer-Institue for Integrated Circuits, ²Global Foundries, ³Technische Universitäat München (Germany)

10:30 a.m. – Closing remarks

11:00 a.m. - 12:00 p.m. Lunch

General Chair: Jinjun Xiong, IBM

Technical Program Committee:

Chirayu Amin, Intel (Chair)
Igor Keller, Cadence
Jaeha Kim, Seoul National University
Kelvin Le, Synopsys
Peng Li, Texas A&M University
Hidetoshi Onodera, Kyoto University
Duaine Pryor, Mentor Graphics
Debjit Sinha, IBM
Tom Spyrou, Altera

Contest Committee:

Debjit Sinha, IBM (Chair) Luis Guerra e Silva, INESC-ID / IST – TU Lisbon, Portugal Jia Wang, Illinois Institute of Technology Shesha Raghunathan, IBM Dileep Netrabile, IBM Ahmed Shebaita, Synopsys

TAU 2013 Program Page 3 of 3