

## **The TAU 2014 Contest**

### **Removing Pessimism during Timing Analysis**



Jin Hu IBM Corp.

[Speaker]

Debjit Sinha

IBM Corp.



Igor Keller
Cadence

**Sponsors:** 



cādence





SYNOPSYS\*



### Past and Present Timing Contests

### **Goal of Coordinated Academic-Industry Contests**

- Guided awareness of challenging projects at earlier academic stages
- Encourage novel parallelization techniques (including multi-threading)
- Facilitate infrastructure/benchmarks for future research

### **Develop Clever Methods for Solving Difficult Problems**

- Gain insight from other perspectives and approaches
- Allow algorithm development through <u>focused problem statement</u>

#### **Previous Contests**



PATMOS'2011
Timing Analysis Contest



TAU 2013 contest: Variation aware timing analysis



### **Focused Problem Statement**

Develop an algorithm to perform


### **Common Path Pessimism Removal (CPPR)**

during timing analysis

CPPR: the process of removing inherent but artificial pessimism from timing tests and paths

### **CPPR Relevance**

#### **Variability causes many sources of timing uncertainty**



**Manufacturing Variations** 

→ Metal thickness (CMP)

 $\rightarrow$  Random dopant effects  $(V_t)$ 

Line-edge roughness

Voltage & Temperature Variations

Across surface of chip

From cycle to cycle

Difficult to <u>accurately</u> and <u>quickly</u> model for all variation sources

Create lower (early) and upper (late) delay bounds [lb, ub]

Commonly found by derating original delay, e.g., ±5%

Any unknown, difficult-to-model effect can be accounted for

#### **Electrical Effects**

> Potential coupling noise

Simultaneous signal switching

\*Global chip-to-chip variations

- Good news: additional *pessimism* introduced (desirable for safe chip operation)

**X** Bad news: additional *pessimism* introduced (unnecessary)

CPPR prevents over-optimization of design due to false timing fails



### Sequential Timing Analysis


Details provided in contest education.pdf

#### **Hold** Tests (Same Cycle)

[data must be stable  $t_{HOLD}$  time <u>after</u> clock arrives]

$$\underbrace{\mathit{slack}_{HOLD}}_{\mathit{pre-CPPR slack}} = \underbrace{\mathit{at}\,(D)}_{\mathit{arrival}} - \underbrace{\mathit{at}\,(CK)}_{\mathit{arrival}} - \underbrace{\mathit{t_{HOLD}}}_{\mathit{time at}\,CK} - \underbrace{\mathit{t_{HOLD}}}_{\mathit{hold time}}$$

Timing tests are checked against data pin **D** and clock pin **CK** of FF





### Sequential Timing Analysis


Details provided in contest education.pdf

[data must be stable  $t_{HOLD}$  time <u>after</u> clock arrives]

#### **Hold** Tests (Same Cycle)

$$\underbrace{slack_{HOLD}}_{pre-CPPR\ slack} = \underbrace{at^{E}(D)}_{early\ arrival\ time\ at\ D} - \underbrace{at^{L}(CK)}_{late\ arrival\ time\ at\ CK} - \underbrace{t_{HOLD}}_{hold\ time}$$

Timing tests are checked against <u>data pin</u> **D** and <u>clock pin</u> **CK** of FF at opposite modes





### Sequential Timing Analysis

Details provided in contest education.pdf

[data must be stable  $t_{HOLD}$  time <u>after</u> clock arrives]

#### **Hold** Tests (Same Cycle)


$$slack_{HOLD} = at^{E}(D) - at^{L}(CK) - t_{HOLD}$$

$$pre-CPPR \ slack \ early \ arrival \ time \ at \ D$$

$$late \ arrival \ time \ at \ CK$$

$$hold \ time$$

Timing tests are checked against <u>data pin</u> **D** and <u>clock pin</u> **CK** of FF at opposite modes



Signal cannot be both early and late in common portion

→ This is inherent but artificial pessimism



### Common Path Pessimism Removal

Details provided in contest education.pdf

#### **Hold** Tests (Same Cycle)

$$slack_{HOLD} = at^{E}(D) - at^{L}(CK) - t_{HOLD}$$

$$post-CPPR \ slack \ early \ arrival \ time \ at \ D$$


$$late \ arrival \ time \ at \ CK$$

$$hold \ time$$

[data must be stable  $t_{HOLD}$  time <u>after</u> clock arrives]

$$+\left[\operatorname{at}^{\mathbf{L}}(cp)-\operatorname{at}^{\mathbf{E}}(cp)\right]$$
  $-----$  Apply [Hold CPPR credit] late arrival early arrival time at cp

Timing tests are checked against <u>data pin</u> **D** and <u>clock pin</u> **CK** of FF at <u>opposite modes</u>



Signal cannot be both early and late in common portion

→ This is inherent but artificial pessimism

## w

### Common Path Pessimism Removal

Details provided in contest education.pdf

#### **Hold** Tests (Same Cycle)

$$slack_{HOLD} = at^{E}(D) - at^{L}(CK) - t_{HOLD}$$

$$post-CPPR \ slack \ early \ arrival \ time \ at \ D$$

$$late \ arrival \ time \ at \ CK$$

$$hold \ time$$

[data must be stable  $t_{HOLD}$  time <u>after</u> clock arrives]

#### **Setup** Tests (*Next* Cycle with clock period **P**)

$$slack_{SETUP} = at^{E}(CK) + P - at^{L}(D) - t_{SETUP}$$


$$post\text{-}CPPR slack} \quad early arrival clock late arrival time at CK period time at D} \quad setup time$$

[data must be stable 
$$t_{SETUP}$$
 time before clock arrives]   
+  $[\operatorname{delay}^{\mathbf{L}}(OL) - \operatorname{delay}^{\mathbf{E}}(OL)] \leftarrow - Apply [Setup CPPR credit]$ 

late delays of early delays of CP and DP overlap CP and DP overlap

 $OL = CP \cap DP$ 

#### Timing tests are checked against <u>data pin</u> **D** and <u>clock pin</u> **CK** of FF at <u>opposite modes</u>




Signal cannot be both early and late in common portion

→ This is inherent but artificial pessimism

### Potential Impact of CPPR

### \*if done correctly CPPR can only improve test slacks (never overly optimistic)





### **TAU 2014 Contest Motivation**

### **CPPR Challenges**

- Analysis is <u>path-based</u>: can have <u>exponential runtime</u>
  - → CPPR can be overly optimistic if not enough paths are considered
- Existing literature and research is limited

### **Contest / Topic Scope**

Timeline spans roughly 2.5 months


\*not accounting for holidays

- Only Hold + Setup tests considered
- > No latches (flush segments) considered
- Limited design topologies, e.g., clock tree reconvergence
- Limited to deterministic timing (no statistical)

#### **Lessons Learned from Previous Contests**

- Simplify input / output processing
  - → focus on algorithm development and performance optimizations
- → Provide adequate documentation
  - → assumes **no** prior knowledge of timing analysis or CPPR

### **TAU 2014 Contest Guidelines**






### Inputs: Delay File

Details provided in contest file formats.pdf

- Specifies **primary inputs** and **outputs**
- → Provides early and late propagation delay for every source-to-sink timing arc
- → Provides setup and hold times for every data-to-clock timing test






### Inputs: Timing File

Details provided in contest file formats.pdf

- Provides early and late arrival times for each **primary input**
- → Provides clock period for the **clock source**



## Output File

Details provided in

contest\_file\_formats.pdf
 contest rules.pdf


[timing analysis] [after CPPR]


- Requires <a href="mailto:pre-CPPR">pre-CPPR</a> and <a href="post-CPPR">post-CPPR</a> slacks for each test and path
- Controllable options: <testType> -numTests <int> -numPaths <int>


[setup/hold/both]

[number of tests]

[number of paths per test]







### Benchmarks

#### Phase 1

[6-42 Tests]

Based on TAU 2013 v1.0 benchmarks (sequential circuits)

Design	Number of:			
	PIs	POs	Segments	Tests
s27	6	1	112	6
s344	11	11	658	30
s349	11	11	682	30
s386	9	7	701	12
s400	5	6	813	42
s510	21	7	1091	12
s526	5	6	1097	42
s1196	16	14	2.4K	36
s1494	10	19	2.9K	12

#### Phase 2


[380-50.1K Tests]

Based on TAU 2013 v2.0 benchmarks (openCore)

Design	Number of:			
	PIs	POs	Segments	Tests
systemcdes	132	65	13.3K	380
wb_dma	217	215	17.4K	1374
tv80	14	32	23.7K	838
systemcaes	260	129	29.6K	2.5K
mem_ctrl	115	152	$45.0 \mathrm{K}$	$3.7 \mathrm{K}$
ac97_ctrl	84	48	55.7K	9.3K
usb_funct	128	121	66.1K	4.3K
pci_bridge32	162	207	78.2K	16.4K
aes_core	260	129	86.7K	$2.5\mathrm{K}$
des_perf	235	64	404.2K	19.7K
vga_lcd	89	109	525.6K	50.1K

#### Added more complex (randomized) clock tree


- **→ BRANCH**(CLOCK, initial FF)
- For each remaining FF
  - Select random location *L* in current tree
  - $\rightarrow$  BRANCH(L,FF)
- → BRANCH (src, sink): create buffer chain from src to sink




#### Phase 3

(Evaluation)
[8.2K to 109.6K Tests]

Design	Number of:			
	PIs	POs	Segments	Tests
Combo2	170	218	284.4K	29.5K
Combo3	353	215	216.2K	8.2K
Combo4	260	169	866.3K	53.5K
Combo5	432	164	2229.6K	79.0K
Combo6	486	174	3843.9K	128.2K
Combo7	459	148	3012.3K	109.6K



### **Evaluation Metrics**



### **Runtime Factor (Relative)**

$$RF(D) = \frac{\text{runtime}(D)}{\text{Average of all contestants}}$$

### **Composite Testcase Score**

$$score(D) = A(D) \times (0.5 + 0.5 \times RF(D))$$

#### **Overall Contestant Score**

Average of score(D) for all designs

## w

### **TAU 2014 Contestants**

	University	Country	Team Name
1896	National Chiao Tung University	Taiwan	iTimerC
	University of Thessaly	Greece	The TimeKeepers
100 100 100 100 100 100 100 100 100 100	National Tsing Hua University	Taiwan	TTT
THE REAL PROPERTY OF THE PARTY	India Institute of Technology, Madras	India	ElecEnthus
	University of Illinois at Urbana-Champaign	USA	UI-Timer
	India Institute of Technology, Madras	India	LightSpeed
MISSOURI Science & Technology	Missouri University of Science and Technology	USA	MST_CAD
N TO SERVICE S	Peking University	China	PKU-HappyTimer

## w

### **Contestant Performance**

### Overall quality of submitted binaries was superb

One testcase comprised of <br/>
benchmark, testType, -numTests, -numPaths  $\rightarrow$  24 total<br/>
For each **Combo** benchmark, used 4 settings:  $\begin{bmatrix} -\sec tup \\ -hold \end{bmatrix} \times \begin{bmatrix} -numTests & N & -numPaths & 1 \\ -numTests & N & -numPaths & m \end{bmatrix}$ 

Ex: Combo7 -setup -numTests 35000 -numPaths 1


→5 of 7 final submissions had no crashes; 1 of 7 crashed on only 5 testcases

→6 of 7 final submissions had full accuracy on 12 designs

Evaluation Machine: 8X Intel(R) Xeon CPU E7-8837 @2.67GHz

→6 of 7 final submissions used 8 threads [maximum allowed];

1 of 7 final submissions used 2 threads





### Acknowledgments

Jobin Kavalam, Nitin Chandrachoodan [IITimer from TAU 2013]

Provided timer source code, helped with initial input file conversions

→ Debjit Sinha, Igor Keller, Chirayu Amin [TAU 2014 Committee]

## Special Thanks to the TAU 2014 Contestants

This contest would not have been successful without your hard work and dedication





#### Third Place Award

Presented to

Yu-Ming Yang, Yu-Wei Chang and Iris Hui-Ru Jiang

National Chiao Tung University, Taiwan

For iTimerC

Chirayu Amin General Chair Igor Keller Technical Chair



# TAU 2014 Timing Contest Removing Common Path Pessimism

#### **Honorable Mention**

Presented to

Christos Kalonakis, Charalampos Antoniadis, Panagiotis Giannakou, Dimos Dioudis, George Pinitas and George Stamoulis

University of Thessaly, Greece

For The TimeKeepers

Chirayu Amin General Chair Igor Keller Technical Chair



#### Second Place Award

Presented to

M S Santosh Kumar and Sireesh N

IIT Madras, India

For LightSpeed

Chirayu Amin General Chair Igor Keller
Technical Chair



#### First Place Award

Presented to

Tsung-Wei Huang, Pei-Ci Wu and Martin D. F. Wong

University of Illinois at Urbana-Champaign, USA

For UI-Timer

Chirayu Amin General Chair Igor Keller Technical Chair



## Backup



### **Contest Timeline**

Date	Activity
10/13/2013	Contest release date <pre>https://sites.google.com/site/taucontest2014</pre>
	• Timing analysis and CPPR tutorial [contest_education.pdf]
	<ul> <li>Contest overview and guidelines [contest_rules.pdf]</li> </ul>
	<ul> <li>Contest input and output specifications [contest_file_formats.pdf]</li> </ul>
	Source code from the winners of TAU 2013 Contest (IITimer)
11/22/2013 –	End of contest registration
12/02/2013 –	Phase 1 Benchmark Set [9 testcases]
01/06/2014	Phase 2 Benchmark Set [6 testcases]
01/15/2014	Alpha binary submission
02/01/2014	Final binary + short report submission
[~2.5 months]	
03/07/2014	Winners announced (today!)