





Relative Placement in Timed Asynchronous Design

Tannu Sharma, William Lee, Kenneth S. Stevens
University of Utah



Overview

- Background
- Relative Placement
- Results
 - Multiplier & Encryption ASIC

ASYNCHRONOUS 4-PHASE HANDSHAKE



RELATIVE TIMING





$LC_0/lr \mapsto L_1/d+m \prec LC_1/clk$

$LC_1/lr \mapsto L_2/d+m \prec LC_2/clk$

```


set_max_delay $dpdelay -from L0/clk -to L1/D (1)
set_min_delay $cdelay_min -from LC0/lr -to LC1/lr (2)
set_max_delay $ckdelay -from LC0/lr -to L0/clk (3)
set_max_delay $dpdelay -from L1/clk -to L2/D (4)
set_min_delay $cdelay_min -from LC1/lr -to LC2/lr (5)
set_max_delay $ckdelay -from LC1/lr -to L1/clk (6)
set_max_delay $ckdelay -from LC2/lr -to L2/clk (7)
    
```


TIMING DRIVEN PLACEMENT



FULL PATH TIMING VALIDATION

- Slack Calculation
- Delay difference between min-path and max-path




RELATIVE PLACEMENT

Bounding Boxes





Without Relative Placement



REPORTS


- XY bounding box for hierarchical blocks
- Euclidian / Manhattan Distance between connected blocks
- Chip Area
- Cycle Time
- Slack
- Total Wire Length
- Power

MULTIPLIER




Bounding Area (μm^2) Total Distance Between Blocks (μm)

MULTIPLIER




Area (μm²)



Cycle Time (ns)


MULTIPLIER




ENCRYPTION ASIC

- 3 Million transistors
- 2,800 timing constraints
- 4,500 relative placement constraints


ENCRYPTION ASIC



ENCRYPTION ASIC



Cycle Time (ps)



Energy (pj)

Energy Delay Product: 10% improvement

CONCLUSION

- Relative Placement Helps Timing Driven PnR
- Slack Optimization
- Performance Benefits

QUESTIONS?